Abstract-A systematic study of impact ionization in pseudomorphic high electron mobility transistors (PHEMTs) has been carried out using temperature-dependent electrical measurements as well as modeling for optimizing the power performance of the devices through the best layout parameters. A measurement procedure makes it possible to define a safe transistor operation region is proposed. Impact ionization in the channel is parameterized by specific gate current and voltage values. Temperature-dependent measurements are shown to provide distinction between the impact ionization current and the thermionic field emission current. A methodology for defining an optimum vertical structure and a lateral layout for a given application and operational conditions is developed. Empirical models for optimum lateral layout for a power application were developed based on a statistical "Device Zoo" approach. The results point to an optimal gate-to-drain distance for minimum impact ionization current.
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I. INTRODUCTION
P RECISE measurements and modeling of the on-state and off-state breakdown voltages in the pseudomorphic high electron mobility transistor (PHEMT) are needed due to its importance in power applications. Information about electrical breakdown is crucial for improvement of its power device performance since the breakdown limits the maximum transistor output power [1] - [3] . A number of works, published during the last decade [4] - [7] , proposed various measurement methods and analytical models for the breakdown phenomenon. However, the design of a PHEMT with a predictable breakdown voltage remains a challenge.
The breakdown in PHEMTs is a complex phenomenon, dependent both on the geometry of the transistor and on the material properties of the initial wafer epitaxial layers. The breakdown manifests itself in a rapid increase of the gate current [8] . From the physical point of view, this current rise reflects either carrier generation processes occurring within the channel, or carrier transport, across the Schottky barrier, as well as both effects simultaneously. Carrier generation may be due to, e.g., impact ionization, which is the main generation process responsible for the breakdown [7] , [9] , Poole-Frenkel effect, or thermal generation [10] Schottky barrier is carried out by thermionic field emission (TFE) or tunneling. Both impact ionization and transport across the barrier relate to the electric field distribution in the PHEMT active regionchannel and Schottky layer. Since impact ionization is inversely proportional to the bandgap [10] , the channel is the weakest point of the PHEMT. This is because the channel bandgap has to be lower than the Schottky layer bandgap to provide good electron confinement within the channel [11] . In addition, good transport properties are associated with narrow bandgap material. Therefore, the maximal magnitude of the electric field in the channel controls the impact ionization process, while the TFE is controlled mostly by the electric field in the Schottky layer. The electric field magnitude and distribution in the channel, under constant bias voltages, can be varied by altering the lateral and vertical geometry of PHEMT.
This paper aims at optimizing power PHEMT performance. This is done by defining a safe PHEMT measurement methodology, which unambiguously separates between the TFE and impact ionization processes; parameterizing the impact ionization process for modeling; and developing an empirical model of the breakdown. The latter takes into account the effects of the vertical and lateral device geometry, as well as the doping level, on the breakdown at a given channel bandgap.
Since several geometrical parameters and their interaction impact the breakdown, a statistical approach has been used to derive an empirical breakdown model. Details of the experimental setup and statistical method, used in the research, are reported in Section II. The methodology, adopted for this study, is presented in Section. III. In this section, we prove that the two main physical processes, responsible for breakdown, can be separated. We also explain how the impact ionization can be parameterized. The results, discussion and empirical models of breakdown are presented in Section IV.
II. EXPERIMENTAL
A 0.25 m gate power PHEMT was used as the basic element for this research. Fig. 1 shows a typical cross section of such a PHEMT indicating the key geometrical layout parameters. They are:
-source-drain distance, -source-gate distance, -source-recess distance, -recess width, and -gate length. The main process steps include: A double heterostructure GaAs/AlGaAs/InGaAs MBE-grown initial wafers, which incorporate double Si planar delta doping, conventional alloyed AuGeNiAu Ohmic contacts, and a double-recessed submicron T-gate. The vertical structure was determined by both varying the AlGaAs Schottky layer thicknessfrom 18 nm to 26 nm and the carrier sheet densityfrom 3 10 cm to 3.6 10 cm . The latter was measured by the wafer suppliers, IQE, Inc., using Hall measurements. To model the effect of the vertical geometry and doping level on the breakdown, a device matrix, comprising 14 identical devices, was defined. It is referred to as the "uniform matrix." The uniform matrix was defined at five different sites on the same mask set, to enable control of the process stability. Identical uniform matrices were repeated on six wafers, grown with various ns and . The lateral geometrical parameters and their interactions have a complex effect on the breakdown. Therefore, the Design of Experiment (DoE) approach [12] , [13] has been used to develop the breakdown model. The DoE method makes it possible to design a device matrix with different lateral geometrical parameters, such that correlations between the geometrical parameters and measured electrical characteristics can be statistically established.
The device matrix was designed by a two-level factorial DoE and consisted of 16 different devices with various combinations of lateral layout parameters. The matrix is referred to as a "Device Zoo." The variables for the Device Zoo were based on a combination of the key lateral layout parameters of the baseline 0.25 mm power PHEMT. The Device Zoo was designed such that the modeled electrical characteristics of the matrix would take into account the main effects and all the two-factor-interaction effects. For modeling purposes, two different Device Zoo matrices, DZ-1 and DZ-2, as well as a uniform matrix were defined on a mask set and fabricated on all six wafers under research. The layout parameters and dimension ranges are presented in Table I .
All measurements used a HP 4551B semiconductor analyzer and RF probes. The statistical analysis of the data was carried out using SAS software (JMP 4.0). The Medici 1999.4 software was used for simulation of the electric field in the PHEMT. 
III. MEASUREMENTS, MODEL, AND PARAMETRIZATION
The common parameter, which characterizes the breakdown, is the breakdown voltage . A variety of criteria are used for extracting the breakdown voltage values. A straightforward one would be a sharp rise of the current, at a voltage corresponding to the breakdown voltage. However, reaching this point results in device degradation or burnout. Thus, indirect methods of breakdown voltage measurements have been proposed. Mostly, they use the following physical assumptions [7] , [9] : 1) generation processes are responsible for the breakdown; 2) part of the generated carriers flow through the gate causing an increase of the gate current-, which can be used as a "fingerprint" of the generation in the channel. Our research also uses these assumptions. For complete breakdown characterization, we used a three-terminal measurement, where drain-source voltagewas changed from 5 V to 16 V with 0.25 V steps, at each of which the drain currentand gate currentwere measured for gate-source voltagebetween 0.5 V and 4 V (with 0.25 V steps). This measurement makes it possible to simultaneously determine all four basic transistor characteristics (currents and voltages at gate and drain) and then obtain different cross sections for analysis. Fig. 2 shows as a function of in the form of constant contours, similar to the presentation proposed in [7] to trace the transistor breakdown. The gate current-changes from 0.12 mA/mm-1.02 mA/mm with 0.1 mA/mm steps. The arrow shows the direction of decrease. The unsafe operation range can be easily identified using this presentation. For this particular PHEMT, Fig. 2 shows that it is the area to the right of the curve for mA/mm, which corresponds to operating voltages higher than 9.5 V.
To explore the physics of the breakdown and its correlation with geometrical parameters, another cross section, this time at constant was taken. Fig. 3 shows several versus curves, at several values of : 6 V (squares), 10 V (open circles), 12 V (triangles), and 15 V (full circles). While the gate-source voltage is ramped up from 4 V to 0.5 V, the gate current shows a Schottky diode behavior at drain-source voltages below 6 V. Analysis of the forward part of the curves shows that the gate diode has a 0.7 eV Schottky barrier and 1.4 ideality factor, which are in agreement with a benchmark [14] . For above 6 V, a characteristic current peak occurs in the vicinity of V. The complicated shape of thecurve seems to be the result of an interplay between two physical processes, TFE and impact ionization [7] , [9] .
The TFE current and impact ionization current have different temperature dependence. The impact ionization current depends on the generation rate and the operation conditions. Under usual operation conditions, the temperature dependence of the impact ionization current is dictated by the temperature dependence of . This dependence has the opposite sign of the TFE temperature dependence. Thus, this different dependence may be used for distinguishing between the impact ionization and TFE current contributions. To understand the temperature dependence of each process, we need to explore the physics of both TFE and impact ionization currents.
When the electric field in a semiconductor is increased above a certain value, the carriers gain sufficient energy to excite electron-hole pairs by impact ionization. The dependence of the impact ionization induced current on the electric field and the temperature can be written as [7] , [10] , [15] (1) (2) where is the impact-ionization-induced current, is the impact ionization rate, is the drain current, is the length of the high field region at the gate end of the drain, is a scaling constant, which depends on the device design, is the ionization energy, is the temperature, is the voltage between gate and drain, and is the threshold voltage of the transistor. The impact ionization rate exponentially increases with increasing electric field between gate and drain and with decreasing temperature. The salient point of the equation is the temperature dependence of the impact ionization current.
The TFE induced gate current is the sum of the thermionic emission and the tunneling currents. The expression for is given by [10] (3a)
where and are the thermionic emission current and tunneling current, respectively, is the Schottky barrier height, is the tunneling probability, and are material coefficients while and are the Fermi-Dirac distribution functions for the semiconductor and the metal, respectively. At given operation conditions, the TFE induced current increases with increasing temperature, while the impact ionization current shows the opposite behavior because of the dependence. Returning to Fig. 3 , we note that sharply increases around V. This can be related to impact ionization [7] . Between 1 V and 2 V, displays a negative differential resistance region, reflecting a decrease in the carrier density. The following current increase with increasing is supposed to be due to TFE.
Since theory shows that impact ionization induced current and TFE have opposite temperature behavior, [10] , [15] , the two effects may be separated by temperature dependent measurements. Thus, we performed temperature-dependent measurements of the gate current in devices from a uniform matrix to experimentally examine the above hypothesis. The uniform matrix was measured on two wafers, W1 and W2, which differ by their Schottky layer thickness and carrier sheet density . All 14 uniform matrix devices show similar versus curves within any single vertical structure, while they differ from one structure to another. Fig. 4(a) shows typicalcurve at two different temperatures: room temperature (full circles) and 60 C (triangles) for W1 vertical structure. The curve can be divided into two regions: the current peak region-from 0.4 V to 0.5 V, where decreases with temperature; and the tail region from 0.5 V to 2.4 V, where increases with temperature. Therefore, two parameters have been selected to explore the temperature dependence the curve: the height of the current peak , which occurs at and a characteristic value of the second current increase, which is ( V)-. The curve for W2 has similar features, but values of , , and are different. The values are presented in Table II . Fig. 4(b) shows the current values (full symbols) and (open symbols) as a function of temperature for the two vertical structures-W1 (circles) and W2 (squares). In the case of W1, decreases from 0.37 mA/mm to 0.04 mA/mm with increasing temperature, indicating that this region is dominated by impact ionization. In contrast, increases with temperature from 0.34 mA/mm to 0.57 mA/mm, confirming that the tail current region is a result of TFE. The reduction of with temperature clearly indicates the governed by generation due to impact ionization [10] , [15] . Thus, we can unambiguously distinguish between TFE and impact ionization and the current peak can serve as a fingerprint of impact ionization in the channel. Moreover, relates to the concentration of carriers, reaching the PHEMT gate, and therefore to the impact ionization rate. In general, is the sum of impact ionization and TFE currents, but as was shown in Figs. 3 and 4(a) , the TFE current contribution in the current peak region is negligible. Thus, we can use as a monitoring parameter to explore the correlation between device geometry and impact ionization.
For the second structure W2, the current peak positiondiffers by almost 1 V, while the peak height shows a similar behavior to that of W1. Hence, is sensitive to the Schottky layer thickness and to the carrier sheet density and therefore, to the electric field distribution. It is interesting to note that for W2, shows a negative temperature dependence from RT to 100 C and positive temperature dependence at temperatures above 100 C. Apparently, the impact ionization contribution dominates in the tail region for this specific vertical structure at temperatures up to 100 C while TFE becomes significant at higher temperatures.
In general, the current peak position and height reflect the impact ionization process in the PHEMT and are sensitive to the both and , which form an electric field in the channel and Schottky layer. On other hand, the electric field distribution in the channel and Schottky layer is a function of the PHEMT lateral geometry and vertical design. Therefore, taking and as the current peak parameters, it is possible to empirically model the influence of the PHEMT geometry on impact ionization and relate the former to a safe operation region. The values of and reflect the physical processes in the PHEMT. characterizes (at a given ), for which the electric field in the channel reaches a value-, causing maximum impact ionization current.
According to (1) , the impact ionization current depends on and . is defined by channel electron concentration and electron drift velocity . The is controlled by gate voltage while is controlled by the . For less negative , is high because of high . However, the electric field at the gate end of the drain is low that results in lower impact ionization current. On the other hand, a large negative results in high and lower and that cause low impact ionization current. Therefore , maximizes for a certain combination of and . Hence, the parameters affecting impact ionization form a multidimensional space, comprising lateral and vertical dimensions of the device as well as bias voltages. To understand the main dependencies, models, reflecting the influence of geometry on impact ionization at different bias voltages, have been built. As the DoE has been done for lateral geometry only, the models for lateral and vertical geometry effect on impact ionization have been developed separately. The empirical model, developed for and , characterizes the impact ionization phenomena in the PHEMT and can be used for optimization of the PHEMT power performance.
IV. EMPIRICAL IMPACT IONIZATION MODELS
A. Vertical Model
There are 336 (14 devices 5 sites 6 wafers) devices with identical layout parameters that have been measured on six wafers with different vertical structures to insure the statistical reliability of the results and to model the effect of the vertical geometry on impact ionization. The vertical structures differ by the electron sheet density cm and the Schottky layer thickness nm. The pinch-off voltageand saturation current at zero source-drain biascorrelate for all six structures with correlation coefficients of no less than 0.9. Such high coefficients indicate high consistency of the experiment and absence of measurement artifacts.
Measurements and parameterization of the curve have been done according to the scheme described in the previous section. Three cross sections at constant , 10, and 12 V were taken. The Schottky layer thickness and carrier sheet density are representatives of the device vertical structure. The actual value of the Schottky layer thickness is difficult to extract, since it is defined by nonselective wet etching during the double-recess process and controlled by the current. Therefore, is selected as a natural representative of the Schottky layer thickness.
A stepwise regression approach [16] has been used for the modeling. It is an empirical technique, providing selection of a parameter or term for a model requiring little theoretical insight. For a regressor term to be considered in the model it has to have a significance probability value of 0.25 at least.
The general form of the equation describing the effect of the model terms ( and , in our case) on the modeled parameters ( and , in our case) is given by
where is the modeled parameter, and are the model terms and and are correlation coefficients. Three models for three values of 8, 10, and 12 V for each value of and have been built, with and as the model terms. The models show a very good agreement with the measured in 80 90% of the devices [see Fig. 5(a) ], i.e., they reflect well the dependence of this parameter on the model terms. However, the model does not fit with a high level of confidence. The difference between the models for and demonstrates that the vertical geometry dominates but weakly affects . The models show a similar behavior of as a function of and for all three values and are explained by and only, without any interactions. The expression of the model is given by (4) The coefficients of the model are presented in Table III . The main effect on is caused by . According to the model, increases with increasing . This is because higher is needed for reaching in the channel due to the decrease of the electric field for larger , corresponding to higher . The effect of on is stronger than that of . Increasing causes a decrease of because the electric field in the channel increases with .
Thus, the vertical structure parameters define operating conditions, in which the breakdown most probably occurs. In the extreme cases of the model, PHEMTs fabricated on a structure with mA/mm and cm will experience impact ionization in the on-state, while PHEMTs defined on a structure with mA/mm and cm will be burned in the off-state at the same . Since the two extreme structures have the same and different , the resulting modeled differences in indicate the dependence of the latter on the Schottky layer thickness . 
B. Lateral Model
The measurements for lateral modeling have been done on two Device Zoo matrices DZ-1 and DZ-2. To verify that the and distributions are affected by layout parameter changes rather than manufacturing process variations, the statistical distributions of and have been checked. Each distribution has been extracted from measurements on uniform and Device Zoo matrices under similar conditions, each containing 14 PHEMTs. The mean values and standard deviations are presented in Table IV . For the uniform matrix, deviations from the mean value are 9% for and 11% for , which are normal for a stable manufacturing process of HEMT [17] . For the Device Zoo matrices, the deviations from the mean values are higher for both matrices under study while there is practically no deviation for (i.e., less than the measurement step, 0.04 V) for DZ-1 and for DZ-2. This indicates that strongly depends on the lateral geometry, whereas is not. This observation is in agreement with the theoretical considerations in Section III and verifies that only monitors the effects of the layout parameters on impact ionization. . The exponential dependence of the impact ionization induced current on the applied voltage shown by the measurements is according to (2) . The data scattering reflects the influence of layout variation on . To study this influence, a stepwise regression modeling was performed. A single model for was constructed for DZ-1 and DZ-2 for the three values of , 10, and 12 V, together with the lateral layout distances. The expression of the model is given by (5) The coefficients of the model are presented in Table V . The model is in agreement of 98% with the measured with as the only parameter, making it the most significant model term. It is also in agreement with (1) . Besides , there are also the lateral geometrical parameters of the model, ,
, and . The modeling shows that the term for the interaction between and is the most significant geometrical term of the model for any given matrix. Modeling DZ-1 and DZ-2 shows the same trend, with slightly different coefficients. Analysis of the model equation shows that from the impact ionization point of view there is an optimal position of the gate relate to the drain. When is about 1.6 m, an be vary between 0.1 m and 0.2 m without affecting the impact ionization induced current. It has been shown [18] that there is an optimal distance from the gate to the drain, which provides maximum output power.
The existence of the optimal gate position has a physical explanation, supported by numerical simulations of the electric field in the channel. Simulations performed by Dieci et al. [19] show that under certain conditions the electric field in the channel has two peaks-one at source side of the gate and another at the drain side. the channel region length, where the electric field is higher than , is the distance where impact ionization occurs [see (1) ], because the InGaAs (small band gap) channel is the weakest place from impact ionization point of view. According to the simulation results, can be situated fully between gate and drain or can consist of two parts: between gate and drain and between gate and source. In a HEMT with a central gate, is the distance between gate and drain. As the gate is shifted toward the source, decreases until the distance between gate and source becomes small enough to produce an electric field in the channel higher than , i.e., the second region of . This point is the optimal gate position. Obviously, this position depends both on the drain-gate distance and the gate length under the same bias conditions. Our approach allows defining quantitatively the impact of the gate distance and the gate length on the optimal gate position for any given vertical HEMT epi-structure. the coefficients of interaction between and , and and reflect the extent of the interplay between drain-gate and drain-source distances and between the drain-gate distance and the gate length, respectively (see Table V) .
We obtain m as the optimal distance for the given vertical structure, however, the set of measurements and modeling proposed in this paper can be used as a tool for optimal layout parameters definition for any vertical structure, application and operation conditions.
The correlation coefficient between the measured and the predicted values is 99%. The and show minor effects of the model and slightly affect the impact ionization cur-rent within given layout parameters. Therefore, figures of merit other than the breakdown voltage may be considered for decision about their dimensions within given ranges.
V. CONCLUSIONS
In summary, we have presented a systematic study of impact ionization in PHEMT, using the mapping measurement technique. Temperature-dependent measurements show that impact ionization is responsible for the characteristic current peak at versus curve. A large number of careful measurements on specially designed Device Zoo and uniform matrices allow exploring the effect of both lateral and vertical PHEMT geometry as well as electron sheet density on impact ionization. Using the Device Zoo approach, empirical models for the impact ionization dependence on device geometry and sheet density were developed. The vertical model shows that impact ionization can occur in both the on-state and off-state of the PHEMT, depending on the initial wafer vertical design. Control of the lateral layout parameters enables designing PHEMTs with high output power and high breakdown voltages. We believe that the Device Zoo approach presented above can serve as an effective tool to adjust the layout parameters of given HEMT epi-structures for any system or application requirements.
